

REMARKS

The present application has been amended in response to the Examiner's Office Action to place the application in condition for allowance. Applicant, by the amendments presented above, has made a concerted effort to present claims which clearly define over the prior art of record, and thus to place this case in condition for allowance.

In the Office Action, the Examiner rejected claim 1 under 35 U.S.C. § 112, as failing to comply with the written description requirement. Applicant wishes to point out that "means configured to use the data to calculate interconnect impedance versus time date for the DUT" is, in fact, described in the specification at Page 6, lines 17-19 (approximately the last four lines of paragraph 2 of the Description section). Therefore, Applicant respectfully requests that the Examiner's rejection of claim 1 based on 35 U.S.C. § 112 be withdrawn.

In the Office Action, the Examiner also rejected claims 1, 10 and 15 under 35 U.S.C. § 103(a) as being unpatentable over United States Patent No. 4,739,276 (Graube) in view of Japanese Publication No. 2002-148291 (Goto Nobumasa et al.), and rejected claims 2-6, 8, 16-20 and 22 as being unpatentable over Graube in view of Goto Nobumasa et al. and further in view of United States patent No. 6,218,848 (Hembree et al.). Each of the independent claims have been amended to further distinguish the present invention from the prior art of record.

Independent claims 1 and 15 have been amended to specifically claim that the system is comprised of a tester, a tester head, a Digital Sampling Oscilloscope (DSO) which is connected to both the tester and the tester head, and a probe card mounted to the tester head and contactable with the substrate. The DSO is configured to launch a signal to the tester head which is received


Serial No. 10/620,057
Art Unit: 2829
Page 6

by the substrate, and is configured to receive the launched signal and a reflected signal from the tester head and provide the signals to the tester, and the tester is configured to obtain a waveform from the DSO and store data in a file, and means configured to use the data to calculate interconnect impedance versus time data for the DUT, thereby monitoring impedance tolerance. Applicant respectfully submits that what is now claimed in each of the independent claims is not disclosed or suggested by the prior art of record. Therefore, it is requested that claims 1 and 15, as well as those claims which depend therefrom, be passed to issuance.

In view of the above amendments and remarks, Applicant respectfully submits that the claims of the application are allowable over the rejections of the Examiner. Should the present claims not be deemed adequate to effectively define the patentable subject matter, the Examiner is respectfully urged to call the undersigned attorney of record to discuss the claims in an effort to reach an agreement toward allowance of the present application.

Respectfully submitted,

Date: March 22, 2005

By: 

James R. Foley, Reg. No. 39,979

Attorney for Applicant

TREXLER, BUSHNELL, GIANGIORGI,
BLACKSTONE & MARR, LTD.

105 West Adams Street, 36th Floor
Chicago, Illinois 60603-6299
Tel: (312) 704-1890

781755.WPD

Serial No. 10/620,057
Art Unit: 2829
Page 7